1.
Yaseen NA, alrawe WSA, khudhur KA khudhur. Performance Evaluation of a Low Energy Universal Gate for VLSI with 16nm Technology. NTU-JET [Internet]. 2022Sep.9 [cited 2024Apr.30];1(3). Available from: https://journals.ntu.edu.iq/index.php/NTU-JET/article/view/209