[1]
N. A. . Yaseen, W. S. A. alrawe, and K. A. khudhur . khudhur, “Performance Evaluation of a Low Energy Universal Gate for VLSI with 16nm Technology”, NTU-JET, vol. 1, no. 3, Sep. 2022.