“Design and Analysis of seven multilevel Cascaded H-Bridge inverter controlled by FPGA”, NTU-JET, vol. 3, no. 3, Sep. 2024, doi: 10.56286/ntujet.v3i3.863.