Design and Analysis of Seven Multilevel Cascaded H-Bridge Inverter Controlled by FPGA. NTU-JET 2024, 3 (3). https://doi.org/10.56286/ntujet.v3i3.863.