NTU Journal of Engineering and Technology (2024) 3 (3) : 11-19 DOI: [https://doi.org/10.56286/ntujet.v](https://doi.org/10.56286/ntujet.v1i3.61)3i3.863

Design and Analysis of seven multilevel Cascaded H-Bridge inverter controlled by FPGA

Osamah Idrees Mohammed ¹, Dr. Laith A. Mohammed ² and Ahmed M. T. Ibraheem Al-Naib³ osama.idrees@ntu.edu.iq laith.akram@ntu.edu.iq ahmed_alnaib2018@ntu.edu.iq ¹, ², ³ Dept. of Electrical Eng. Techniques, Technical Engineering College , Northern Technical University, Mosul, Iraq

Article Informations A B S T R A C T

Received: 23-01- 2024, **Revised**: 25-02-2024, **Accepted:** 04-07-2024, **Published online**: 26-09-2024

Corresponding author: Name: Osamah Idrees Affiliation : Dept. of Electrical Eng. Techniques, Technical Engineering College/ Mosul Email: osama.idrees@ntu.edu.iq

Key Words: Multilevel Converter, Cascaded H Bridge, FPGA, SHE, THD%

 This research focuses on the design and analysis of a seven multilevel cascaded H-Bridge CHB inverter system, with particular emphasis on its control mechanism implemented using Field-Programmable Gate Array (FPGA) behavioral modeling, very high speed integrated circuit hardware description language (VHDL) code, which is created and verified with the Xilinx Integrated Synthesis Environment ISE 14.7 software. The proposed system employs seven cascaded H-Bridge inverters to achieve higher voltage levels and better waveform with lower Total Harmonic Distortion (THD) compared to traditional inverters. To demonstrate this concept, the entire system has been examined and simulated using the MATLAB/Simulink software package. Different values of THDs, Vrms and voltage waveforms have been achieved. The experimental values were compared with that achieved in simulation, and the comparison proved that the results meet the expectations.

THIS IS AN OPEN ACCESS ARTICLE UNDER THE CC BY LICENSE: **<https://creativecommons.org/licenses/by/4.0/>**

Introduction

Due to their many benefits, including low common mode voltage, less voltage stress on power semiconductors, less dv/dt ratio when compared to two-level topologies, in addition to that low THD [1], MLIs have drawn a lot of attention in applications involving medium-voltage and highpower ranges [2], The working principle of MLIs is to generate a staircase voltage waveform similar to sinusoidal waveform with high power quality [3]. The significant advantages of MLI that's its able to decrease the voltage stress on all power devices due to the use of multilevel on the DC bus, improve the performance of the output voltage, and reduce THD [4] .The THD is an indication of harmonic pollution in the power system and it is noticed that any variations in both DC voltages and the inverter switching angles affect the output voltage THD. It can be defined as ratio between the summation of all harmonic components and the voltage or current fundamental component [5].

There are many different configurations for MLI, such as cascading H-bridge CHB, flying capacitors FC, and Neutral Point Clamped NPC MLIs [6].as shown in Fig.1[7].The first two types are using diodes and capacitors while in the CHB doesn't. The most often used is the CHB MLI, sometimes referred to as the multi-cell converter topology, because of its modular design , simplicity in control and each H-bridge has the same identical configuration and can extremely reduce a large quantity of bulky transformers that are needed by the conventional multi pulse inverters [8]. Also it needs less components in comparison to the NPC and the FC Inverters [9]. This make it more preferable for power quality and transmission system applications [10]. CHB are widely used due to benefits such as lower switching losses, the ability to achieve the same number of voltage levels with a very small number of components, and the output waveform of THD is low without the use of a filter circuit [11]. However, it has limitations such as the use of separate DC sources, which limits its applications [12].The advantages and disadvantages of each type of the Multilevel Inverter is listed in Table 1.

2 1

1. Operation Principle of a Cascaded H-Bridge Inverter

The cascaded H-bridge MLI structure formed by connecting single phase H-bridge inverters in series with independent DC sources, such as battery, fuel, or solar cells. The output obtained voltage is equal to the sum of the generated voltage from each cell [13].

$$
Vo(\omega t) = Vol(\omega t) + Vo2(\omega t) + VoN(\omega t) \quad (1)
$$

The topology of the Cascaded H-Bridge is shown in Fig.2 [2]. The Switching states of the twelve power switches for seven level cascaded Hbridge MLI twelve power switches are displayed in Table 2.

Figure 2. Structure of Cascaded H-bridge Inverter

TABLE 2. Switching Pattern of seven level Cascaded Hbridge Multilevel Inverter

$\boldsymbol{\mathrm{V}}$	S	S	S	S	S	S	S	S	S	S	S	S
$\mathbf d$	1	1	1	1	$\boldsymbol{2}$	$\mathbf{2}$	$\boldsymbol{2}$	$\boldsymbol{2}$	3	3	3	3
$\mathbf c$	1	$\overline{\mathbf{4}}$	3	$\overline{\mathbf{4}}$	$\mathbf{1}$	$\overline{\mathbf{4}}$	$\boldsymbol{2}$	3	1	$\overline{\mathbf{4}}$	3	$\boldsymbol{2}$
$^{+}$ $\overline{3}$	1	1	0	0	1	1	$\overline{0}$	$\overline{0}$	1	1	0	$\overline{0}$
$\overline{2}$	1	1	0	0	$\mathbf{1}$	1	0	$\boldsymbol{0}$	0	$\mathbf{1}$	0	$\mathbf{1}$
$^{+}$ $\mathbf{1}$	1	1	0	0	0	1	0	1	0	1	0	1
$\boldsymbol{0}$	0	1	0	1	0	1	0	$\mathbf{1}$	0	1	0	$\mathbf{1}$
	1	θ	1	0	$\mathbf{1}$	0	1	$\boldsymbol{0}$	1	0	1	$\overline{0}$
$\mathbf{1}$	0	0	1	1	1	$\overline{0}$	1	$\overline{0}$	1	0	1	$\overline{0}$
$\overline{2}$	0	θ	1	1	0	0	1	1	1	0	1	0
$\vert 3$	0	θ	1	1	0	$\overline{0}$	1	1	0	0	1	1

The output voltage level equals to $2N+1$, where N: represent the number of DC sources, the below Fig.3 shows a seven-level output voltage of the cascaded H-bridge Inverter [13].

Figure 3. Seven-level cascaded multilevel inverter waveform

1.1 Fourier series Analysis for MLI

The Fourier series equation of the output voltage waveform $(Vo(\omega t))$ of Fig.3 can be explained as below [13]:

$$
Vo(wt) = \frac{Ao}{2} + \sum_{n=1,2,3}^{\infty} (A_n \cos nwt + B_n \sin nwt)(2)
$$

And according to Fig.3 the switching angles must follow the below conditions:

$$
\theta1<\theta2<\theta\ 3<\frac{\pi}{2}
$$

After some derivations, the final equations can be expressed as follows:

$$
\frac{4Vdc}{\pi} (\cos \theta 1 + \cos \theta 2 + \cos \theta 3) = H1
$$
 ...(3)

$$
\frac{4Vdc}{\pi} (\cos 3 \theta 1 + \cos 3 \theta 2 + \cos 3 \theta 3) = H3
$$
 ...(4)

$$
\frac{4V \mu}{3\pi} (\cos 3\theta 1 + \cos 3\theta 2 + \cos 3\theta 3) = H3 \quad ...(4)
$$

$$
\frac{4V}{5\pi} (\cos 5\theta 1 + \cos 5\theta 2 + \cos 5\theta 3) = H5 \quad ...(5)
$$

$$
\frac{4Vdc}{n\pi}(\cos n\theta 1 + \cos n\theta 2 + \cos n\theta 3) = \text{Hn} \quad ...(6)
$$

The third and fifth harmonic frequency is eliminated by equaling H3=0, H5=0, and then H1=V1, which represents the fundamental component of the multilevel inverter, so that these equations (3,4,5) are solved by iterative method (Newton-Raphson method); then a sets of switching angles have been achieved as shown in Table 2. [12].

Multilevel inverters can be controlled at low switching frequency is very preferable when the power levels are high and to implemented this, the Selective Harmonic Elimination (SHE) technique can be used [15].

1.2 Modulation Techniques for MLI The modulation techniques for MLIs can be categorized into two types, first, high-frequency and second, low-frequency or (fundamental frequency) switching strategies. In the SHE technique, the power switches' switching angles in the MLI circuit are initially determined and calculated and then well defined to get rid of the low harmonic orders (3rd, 5th, 7th…etc.) that are near to the fundamental frequency [16].

In order to exclude specific harmonic orders, a bunch of transcendental equations shall be get solved. Some algorithms examples that were used to solve transcendental equations are: Newton– Raphson (NR), genetic algorithms (GA), particle swarm optimization (PSO), and evolutionary programming (EP). It has been discovered that an MLI circuit can effectively use the SHE modulation technique. Due to its ability to decrease power switching losses, this technique is more preferable than others [17].

Many Kinds of digital signal controllers are utilized for the generation of modulating signals for MLCs, such as the PIC16F87XA Microcontroller, Digital Signal Processor (DSP) TMS320LF2407 controller [17], Complex Programmable Logic Device (CPLD) , Arduino [2] and Field Programmable Gate Array (FPGA) [3][15][20], In addition to that the Spartan-3 FPGA is perfectly suited among all kinds of electronics boards due to many features: Flexibility and Programming, Parallel Processing, Hardware Acceleration, high efficiency, simplicity, low latency, customizability and adaptability the FPGA is recommended and used in this work [19]. Xilinx 14.7 Software environment was employed for programming the proposed VHDL code to generate the required signals.

2. SIMULATION RESULTS

The seven multilevel Inverter circuit has been designed and simulated with MATLAB/Simulink software package, as shown in Fig. 4. The output voltage of the seven-level cascaded H-bridge MLI that achieved from the simulation result is shown in Fig. 5.

Figure 4. Implemented Simulink model of the seven-level cascaded H-bridge MLI

Figure 5. Output voltage waveform of the seven-level cascaded-bridge,MLI

3. Experimental Results

The prototype of the Seven-level CHB inverter was developed in hardware and validated through experimentation, the proposed single-phase inverter was designed using the Power MOSFETs type: IRF3205P211DAJ47 are used as main switches in the H-bridge which can hold up to (55Vdc) the range of the dc power supply was (24Vdc) so as we used three H-Bridges inverters, the upper limit rms value of the multilevel inverter will be around 115VAC.

A gate drive circuit type: TLP250 optocoupler is used to provide isolation between FPGA and the power switches, also the switching pulses signals can be normalized so it can be adequate for

triggering the power switches. The power switches were fired according to the switching angles [14] using the FPGA card. The measuring and testing devices which are used to show the results vales and waveform is (Fluke 190-204 Scope meter, Fluke 435 Power Quality Analyzer, Fluke 345 Power Quality Clamp meter, Fluke 117 True rms Multimeter).

In the below Fig. 6 illustrate the flowchart of the proposed and implemented program in Xilinx ISE Design suite 14.7 software.

Figure 6. Flowchart of the Implemented VHDL code in Xilinx ISE 14.7

The Flow chart starts with identification of the input and signals,then the FPGA Kit clock (50MHz) with the power switches pulses (signals) will be clarified (g1 to g12),a counter will be used and the required

signals durtion will be generated (from 0 to 1000000), the pulses period must be identified in order to generate the signals and their inverse,after that a (4) micro-second was inserted to prevent the ON state for the two power switches on the same leg in each H-Bridge.finally the program is uploading to the FPGA kit via ISE software ,impact function.

 In the below Fig. 7 the Experimental setup of the seven-level multilevel inverter with the testing devices.

Figure 7. Experimental Setup of the seven-level multilevel inverter

Also Fig. 8 shows the twelve simulated gate signals for (20msec) time period, the signals are generated by Xilinx ISE 14.7 software.

Figure 8. Simulated gate signals (g1-g12) generated from Xilinx ISE 14.7

Below in Fig. 9 (a,b,c,d) show the snapshots of the output voltage waveform of the seven-level multilevel inverter, and the spectrum analysis respectively for the (MI=0.75).

(a) Experimental FFT Analysis

(b) Experimental Output voltage waveform

(c) FFT Analysis using MATLAB Simulink

(d) Output voltage waveform using MATLAB Simulink **Figure 9.** output voltage waveform and FFT analysis for the 7 level Inverter (MI=0.75)

Also in Fig. 10 (a,b,c,d) show the snapshots of the output voltage waveform of the seven-level multilevel inverter, and the spectrum analysis respectively for the (MI=0.95).

(a) Experimental FFT Analysis

(b) Experimental Output voltage waveform

Osamah Idrees Mohammed /NTU Journal of Engineering and Technology (2024) 3 (3) : 11-18
Famdamental (50Hz) = 32.63, THD= 10.60%
TABLE 3. Switching angles Vrms and TL

(d) Output voltage waveform using MATLAB Simulink

Figure 10. output voltage waveform and FFT analysis for the 7 level Inverter (MI=0.90)

The fluctuation of THD with modulation index is seen in Fig. 11 as found in practical and in simulation. The switching angles and THD values for the different modulation indices can be seen in Table 3.

Figure 11. Modulation Index vs Total Harmonic Distortion (Practically and in Simulation)

TABLE 3. Switching angles, Vrms and THD% for seven level multilevel inverter

				As in	Simul	Experi	
MI	θ 1	θ 2	θ 3	the	ated	mental	V
				Paper ^[1]	Voltag	Voltag	rms
				21	e	e THD	
				THD	THD	%	
				$\%$	$\%$		
0.75	5.23	30.4	53.91	10.26	11.32	11.3	28.1
	19	231	34	%	$\frac{0}{0}$	$\frac{0}{0}$	5 V
0.80	7.35	29.4	54.48	9.24	9.33	10.6	27.8
	93	584	46	$\%$	%	$\%$	7 V
0.85	14.3	25.4	57.62	11.13	11.16	12.9	27.4
	272	782	22	$\%$	$\%$	$\%$	9 V
0.90	10.7	27.5	55.74	8.99	10.6	10.8	27.7
	037	939	40	$\%$	$\frac{0}{0}$	$\frac{0}{0}$	4 V
0.95	8.62	23.8	55.00	9.2%	9.22	11.4	28.3
	68	318	62		%	$\%$	2V

4. CONCLUSION

This paper presented the design, implementation, simulatation, and practical comparison of a single-phase seven level multilevel inverter with eliminating the lower order harmonic components by implementing the optimal switching angles that were programmed and generated by ISE software, using VHD language for FPGA Kit.

SHE technique was applied on the CHB inverter,the achieved percentage of the total harmonic distortion THD % has been compared experimentally and also approved by simulation, the results showed a close reproachment between them, As shown in the output voltage waveform spectral analysis in simulation and experimental data, harmonic (3rd and 5th) have been eliminated, while the (7th) harmonic was noticed as the 1st harmonic order.

The results showed apercentage of arround (81%) as the maximum anhancement achieved and that at $(MI= 0.8)$, The best THD% result (10.6%) among all the other values, the Vrms voltage for each case is measured. Future works can be performed to investigate optimum drive switching angles with unequal dc sources and reduced power switches.

REFERENCES

- [1] A. M.T. Ibraheem Al-Naib and Laith Mohammed, "Comparison of multiple modulation techniques for various topologies of multilevel converters for single phase AC motor drive," International Journal of Power Electronics and Drive System (IJPEDS), Vol. 10, No. 2, pp. 662-671, June 2019. [http://dx.doi.org/10.11591/ijpeds.v10.i2.pp662-](http://dx.doi.org/10.11591/ijpeds.v10.i2.pp662-671) [671](http://dx.doi.org/10.11591/ijpeds.v10.i2.pp662-671)
- [2] Laith A. Mohammed, Taha A. Husain, and Ahmed M. T. Ibraheem, "Implementation of SHE-PWM Technique for Single-phase Inverter Based on Arduino", International Journal of

Electrical and Computer Engineering (IJECE), Vol. 11, No. 4, PP. 2907-2915, 2021. http://doi.org/10.11591/ijece.v11i4

[3] Ahmed M. T. Ibraheem, Laith A. Mohammed, and Qusay H. Ali, " Implementation of Phase Shifted Carrier Modulation Technique for Cascaded Five-Level Inverter Using FPGA ", IOP Conference Series: Materials Science and Engineering Vol. 881, No. 012127: 3rd International Conference on Sustainable Engineering Techniques (ICSET) Baghdad, Iraq, 2020.

 [https://doi.org/10.1088/1757-](https://doi.org/10.1088/1757-899X/881/1/012127) [899X/881/1/012127](https://doi.org/10.1088/1757-899X/881/1/012127)

- [4] Ersan Kabalcı "Multilevel Inverters Introduction and Emergent Topologies," ElSEVIER, ISBN: 9780128232392, PP.1-278,Feb.2021.
- [5] Kavitha R. et.al, "Implementation of Novel Low-Cost Multilevel DC-Link Inverter with Harmonic Profile Improvement,", Asian Power Electronics Journal, Vol. 2, No. 3, PP. 158-162, Dec 2008.
- [6] A.V. Badgujar, G. S. Bendkule, H. S. Mali, "A Comparative Analysis of Cascaded H-Bridge Multilevel Inverters and Envisaged Topologies," International Conference on IoT Based Control Networks and Intelligent Systems (ICICNIS), PP.1-12,2021.

[http://dx.doi.org/10.1109/SMARTGENCON518](http://dx.doi.org/10.1109/SMARTGENCON51891.2021.9645858) [91.2021.9645858](http://dx.doi.org/10.1109/SMARTGENCON51891.2021.9645858)

- [7] Ujwala Gajula, Dr. M. Kalpana Devi and Dr. N. Malla Reddy,"Reduced Switch Multilevel Inverter Topologies and Modulation Techniques for Renewable Energy Applications" Turkish Journal of Computer and Mathematics Education, Vol.12 No.3, PP.4659-4670,2021. <http://dx.doi.org/10.17762/turcomat.v12i3.1879>
- [8] Gobinath.K, Mahendran.S," New Cascaded H-Bridge Multilevel Inverter with Improved Effieciency," International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering, Vol. 2, Issue 4, April 2013.
- [9] Al-Naib, A.; Abdullah A ., "Practical Implementation of Modified Converter", AIP Conference Proceedings, Vol. 2591, Issue 1, 2023.

<http://doi.org/10.1063/5.0119301>

- [10] Youssef Babkrani, Ahmed Naddami," A smart cascaded H-bridge multilevel inverter with an optimized modulation techniques increasing the quality and reducing harmonics," International Journal of Power Electronics and Drive System (IJPEDS), Vol. 10, No. 4, pp1852-1862, December 2019. [http://dx.doi.org/10.11591/ijpeds.v10.i4.pp1852-](http://dx.doi.org/10.11591/ijpeds.v10.i4.pp1852-1862) [1862](http://dx.doi.org/10.11591/ijpeds.v10.i4.pp1852-1862)
- [11] Keith Jeremy McKenzie, "Eliminating Harmonics in a Cascaded H-Bridges Multilevel Inverter Using Resultant Theory, Symmetric Polynomials, and Power Sums," University of
- Tennessee, Knoxville, Thesis, May 2004.
[12] Hatef Firouzkouhi," FPGA Hatef Firouzkouhi," FPGA Based Implementation of Cascaded Multi-level Inverter with Adjustable DC Sources" International Journal of Research and Engineering, ISSN: 2348-7860 (O), 2348-7852 (P), Vol. 5, No. 7, PP. 450-456, Jul 2019.
- [13] A. M.T. Ibraheem Al-Naib," Design and Implementation of Five Level Cascaded Hbridge MLI," 3rd International Scientific Conference F.T.E, Feb.2013.
- [14] P. Jamuna, C. Christober Asir Rajan," A Heuristic Method: Differential Evolution for Harmonic Reduction in Multilevel Inverter System," International Journal of Computer and Electrical Engineering, Vol. 5, No. 5, October 2013.

<http://dx.doi.org/10.7763/IJCEE.2013.V5.758>

[15] Joshi Manohar, Lakshmi Devi, Adinarayana," SHE Controlled CHB 7-Level Inverter with Unequal DC Sources using MPSO Algorithm," [IEEE International Conference on System,](https://ieeexplore.ieee.org/xpl/conhome/8510751/proceeding) [Computation, Automation and Networking](https://ieeexplore.ieee.org/xpl/conhome/8510751/proceeding) [\(ICSCA\)](https://ieeexplore.ieee.org/xpl/conhome/8510751/proceeding),July 2018.

<http://dx.doi.org/10.1109/ICSCAN.2018.8541237>

- [16] A. M.T. Ibraheem Al-Naib," Analysis of Seven Level Cascaded Multilevel DC- Link Inverter," The Second Engineering Conference for the Golden Jubilee of the Faculty of Engineering - University of Mosul, No. 4, PP. 32-40, November 2013.
- [17] N. Prashanth, B. Kumar," Harmonic Minimization in Multilevel Inverters by Using PSO," ACEEE Int. J. on Control System and Instrumentation, Vol. 02, No. 03, October 2011.
- [18]Cheng-Han Hsieh, Tsorng-Juu Liang, "Design and Implementation of a Novel Multilevel DC-AC Inverter," IEEE Transactions on Industry Applications, [Volume: 52 Issue: 3](https://ieeexplore.ieee.org/xpl/tocresult.jsp?isnumber=7471386&punumber=28),PP. 2436 – 2443, February 2016.

<http://dx.doi.org/10.1109/ECCE.2014.6954189>

[19/] A.Shimpi,A. Sheikh and S. Bhil,"Design of Multilevel Inverter with Reduced Number of Switches"7th International Conference on Control Decision and Information Technologies (CoDIT),Nov.2020.

[https://doi.org/10.1109/CoDIT49905.2020.9263](https://doi.org/10.1109/CoDIT49905.2020.9263906) [906](https://doi.org/10.1109/CoDIT49905.2020.9263906)

[20] A. M.T. Ibraheem Al-Naib," Speed Control of Three-Phase Induction Motor Based on V/F Technique," Al-Kitab Journal for Pure Science, [1](https://ieeexplore.ieee.org/xpl/tocresult.jsp?isnumber=7471386&punumber=28), Dec 2017.

<http://dx.doi.org/10.32441/kjps.v1i1.85>